

## Delay Flip Flop / D Flip Flop


Author : Akash Kurup

Categories : [Applied Electronics](#), [Digital Electronics](#)


### Delay Flip Flop / D Flip Flop

Delay Flip Flop or D Flip Flop is the simple gated S-R latch with a NAND inverter connected between S and R inputs. It has only one input. The input data is appearing at the output after some time. Due to this data delay between i/p and o/p, it is called delay flip flop. S and R will be the complements of each other due to NAND inverter. Hence  $S = R = 0$  or  $S = R = 1$ , these input condition will never appear. This problem is avoid by  $SR = 00$  and  $SR = 11$  conditions.

#### Block Diagram



#### Circuit Diagram



#### Truth Table

Inputs		Outputs		Comments
E	D	$Q_{n+1}$	$\overline{Q}_{n+1}$	
1	0	0	1	Rset
1	1	1	0	Set

## Operation

S.N.	Condition	Operation
1	<b><math>E = 0</math></b>	<ul style="list-style-type: none"> <li>Latch is disabled. Hence is no change in output.</li> </ul>
2	<b><math>E = 1</math> and <math>D = 0</math></b>	<ul style="list-style-type: none"> <li>If <math>E = 1</math> and <math>D = 0</math> then <math>S = 0</math> and <math>R = 1</math>. Hence irrespective of the present state, the next state is <math>Q_{n+1} = 0</math> and <math>\overline{Q}_{n+1} = 1</math>. This is the reset condition.</li> </ul>
3	<b><math>E = 1</math> and <math>D = 1</math></b>	<ul style="list-style-type: none"> <li>if <math>E = 1</math> and <math>D = 1</math>, then <math>S = 1</math> and <math>R = 0</math>. This will set the latch and <math>Q_{n+1} = 1</math> and <math>\overline{Q}_{n+1} = 0</math> irrespective of the present state.</li> </ul>